In this paper, a high-performance all-digital quadrature frequency synthesizerlmixer applied to QAM modulation ,and demodulation is presented, which synthesizes 12-bit sine and cosine waveforms with a spectral purity of -8i.UdB. The synthesizer covers a bandwidth from dc to 100 MHz in steps of 0.U466Hr with a conesponding switching speed of 5' ns at 200MHz clock frequency. Also, it i s capable of frequency, phase and quadrature amplitude modulation In this design, an efficient ROM look-up table method for calculating the sine and cosine function is employed, and a compression algorithm that only calculates one-eighth sine function is adopted to reduce the volume of ROM. By taking advantage o f sine and cosine symmetries, the size o f the ROM look-up 
INTRODUCTION
RADlTlONAL high-bandwidth frequency synthe-
T .
sizers are based on phase-locked loop (PLL) , and traditional high-frequency mixers are implemented in analog mixer technology However, thanks to the CMOS technology progress;. digital techniques are today capable of handling high' frequency synthesizerlmixer High performance quadrature frequency synthesizerstmixerr play an extrcmely.tmportan1 role in modern digital communications. They offer many advantages including fast switching response, fine frequency resolution, large bandwidth, and good .spectral purity Meanwhile, in the past few years, improvements in digital-tu-analog converter (DAC) technology have made quadrature frequency synthesizerimixer feasible at RI: frequency. So they become widespread in frequency agile communications system such!as CDMA digital cellular telephones. The architecture (Fig. 2 ) of direct digital frequency synthesizer (DDFS) used in this design was originally introduced by Tierney,.Rader, and Gold [ I ] . An overflowing L-bit accumulator i s utilized 10 generate the phase argument of the sine and cosine function generator. Each overflow of the phase argument represents one period of a sine and c o s i n e -w a v e . T h e input Frequency Control Word (FCW) o f the phase accumulator controls the frequency of the generated sine and cosine waveform. 
ARCHITECTURE DESIGN ISSUES

Direct Digital Frequency Synthesizer
M Sine Waveform Compression Technique
AS we all known, arbitrary functions can be partitioned into coarse and fine ROM samples [2], [3] , [4] Let A+B+C be total number of bits of the phase address, with A being the most significant bits, B the next niost significant bits, and C the least significant bits Then using this algorithm, the coarse ROM would have 2"*' samples, and the fine ROM would have ZA" saniples. According to the conclusion in [4], A=4, B=4 and C=4 is optimal. The output word length ofthe coarse ROM is I I hits. 
Quadrature Oupufs
For a design where quedrature outputs are desired, a simple method w u l d be to store bath sine and cosine samples from 0 10 nl2. This would double the Size o f the ROM look-up table Instead, one could take advantage o f one-eighth wave symmetry of a sine and cosine wavefonn, since cosine rillnplcs from 0 to nl4 8re the same ai sine samples fiuin d? io d 2 Similarly. sme sample from 0 to nl4 are the sdine as cosine sample from n14 to nI2 Hence, one need only store sine and cosine samples from 0 to n14 The third MSH of the phase accumulator can be used to select between these samples.
Modulation Capabilifies
The modulation capabilities [SI of this chip include frequency modulation, phase modulation, quadrature amplitude modulation, and frequency mixing. Frequency modulation is performed directly by modulating the Frequency Control Word. Phase modulation is obtained by adding a phase offset lo the phase accumulator output before addressing the ROM look-up table. Funhermore, this chip accepts only an %bit word for phase modulation. Finally, quadrature amplitude modulation and frequency mixing arc obtained by adding a complex multiplier block to the sine and cosine outputs of the quadrature DDFS as shown in Fig. 5 The word length for I and Q rails for amplitude modulation arc 12 bits each. The complex multiplier block i s iiiade up oftwo 12-bitX 12-bct multipliers. 
12-bitX 12-bit Multiplier
The structux of 12-hitX 12-bit multiplier is shown in Fig. 6 . 
Anti-SINC FIR filter
Digital-to-analog (DIA) converters introducc an inherent sm(x)lx amplitude distortion (Fig 7a) 
Simple microcontroller
In order tu rrduce the numbcr of pads o f controlling signals, a simple inicrocontroller (Fig. 8a) is used to write and read 32-bit 
CIRCUIT AND LAYOUT DESIGN ISSUES
The whole chip was designed using V H D L language in Active-HDL4.2 environment. Top-Down design metho- 
SIMULATION AND MEASUREMENT
CONCLUSION
A n implementation of a high-performance all-digital quadrature frequency synthesizerlmixer is presenled. s~p . 
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